In this work, we have investigated the impact of aspect ratio on the RTN amplitude (drain current fluctuation) for multi-gate MOSFETs in the subthreshold regime using TCAD simulations. Our study suggests that, for a given total effective width, the multi-gate device designed with lower aspect ratio (e.g., Tri-gate with AR = 1) may exhibit better immunity to RTN than the higher aspect ratio design (e.g., FinFET with AR = 2.5).
Introduction
With the continued development of advanced VLSI technology, MuG-FET has been taken as one of the most promising candidates to extend CMOS scaling. MuG-FET has been demonstrated to have superior gate control, improved electrostatic integrity and device variability for post-22nm technology node [1] [7] . However, for future technology generation, the current fluctuation induced by random telegraph noise (RTN) has been regarded as a serious problem [2] [6] . Whether various MuG-FET device design will lead to different degree of drain-current fluctuation by RTN has rarely been known and merits examination. In this work, we investigate the impact of aspect ratio (the fin-height to fin-width ratio) on the RTN amplitude for MuG-FET operated in the subthreshold regime (worst case) using TCAD simulations.
Methodology
3-D TCAD simulations [3] were utilized in this study. The simulation methodology for the magnitude of RTN amplitude has already been developed in [4] . We assumed that the trapped electron in the defect state is located at the Si-channel/High-K interface of the MuG-FET device, and the defect is an acceptor-type state. Our assessment focused on the change in the drain current (ΔI d /I d ) induced by the trapping/ de-trapping of a single electron. Fig. 1(a) illustrates the distorted potential contour resulting from a single charged trap at the interface of the transistor sidewall. Fig. 1 (b) shows 5 kinds of aspect ratio (AR) design for the MuG-FET in this study. These devices are all designed with intrinsic channel, L eff = 15nm, EOT=0.5nm, and the total effective width=60nm. Fig. 2 (a) and (b) examine the dependence of the RTN amplitude (ΔI d /I d ) at Vg = 0V on the location of individual charged trap across the sidewall interface for MuG-FET with AR=2.5 and AR=1, respectively. Larger RTN amplitude can be found in the middle region between source/drain (i.e., at 0.5L eff ) and ΔI d /I d gradually decreases toward source/drain, which is consistence with the previous study for bulk MOSFETs [4] . While considering the trap placed along the vertical direction (y-direction), the largest RTN amplitude occurs for the trap located near the bottom of sidewall channel (~ 0.1H fin ), which is also supported by the electron density contour shown in Fig. 3 . In addition, in comparison with the device with AR=1, much larger RTN amplitude for the device with AR=2.5 can be seen from Fig.  2 . In other words, for a given total effective width, the MuG-FET designed with lower aspect ratio (e.g., Tri-gate with AR=1) may exhibits better immunity to RTN than the higher aspect ratio design (e.g., FinFET with AR = 2.5).
Results and Discussion
In the subthreshold region, the RTN amplitude can be expressed as: , where g m is the transconductan, SS is the subthreshold swing, and is the trap-induced threshold-voltage shift. Fig. 4 (a) shows the correlation between the RTN amplitude and subthreshold slope for various aspect-ratio MuG-FET devices with a single trap at 0.1Hfin and 0.5Hfin, respectively. It can be observed that the RTN amplitude for MuG-FET with higher aspect ratio shows a similar trend to the subthreshold slope. It indicates that the magnitude of RTN amplitude is mainly determined by the subthreshold slope for devices with higher aspect ratio. Fig. 4 (b) shows that as the RTN amplitude ΔI d /I d is normalized with the product of subthreshold slope and , the value is nearly independent on the aspect ratio. It can also be seen from Fig. 4(b) that, in addition to the subthreshold slope, lower also contributes to the observed smaller RTN amplitude for MuG-FET with lower aspect ratio. (1). The impact of AR on ΔV th is also shown.
